Abstract. We propose a high-level fault model, the coupling fault (CF) model, that aims to cover both functional and timing faults in an integrated way. The basic properties of CFs and the corresponding tests are analyzed, focusing on their relationship with other fault models and their test requirements. A test generation program COTEGE for CFs is presented. Experiments with COTEGE are described which show that (reduced) coupling test sets can efficiently cover standard stuck-at-0/1 faults in a variety of different realizations. The corresponding coupling delay tests detect all robust path delay faults in any realization of a logic function.
Introduction
Gate-level faults, such as the standard stuck-at line (SSL) and path delay fault models, represent faulty behavior associated with logic gates and their interconnections. Consequently, they are not well suited to designs that contain higher-level modules whose implementation details are unavailable. In such cases, we need to check the faulty behavior of a module with respect to the module's overall specifications, and high-level fault models can play an important role. In
This research was sponsored in part by the U.S. National Science Foundation under Grants No. CCR-9872066 and CCR-0073406. A shorter version of this paper was published in the Proceedings of European Test Workshop, 2001 . The single coupling fault (CF) and coupling delay fault (CDF) models of the earlier paper are extended here to the general CF and CDF models, and more analysis and discussion are presented. addition, high-level testing can be used to correct testability problems in early design stages [19] , or to test multiple implementations of a high-level design [14] . A module's specification is typically in the form of a Boolean expression, a truth table, a binary decision diagram, or a behavioral Verilog code description.
Several higher-level fault models have been proposed for realization-independent functional testing of arbitrary combinational modules, including the cell and pin fault models. A cell fault [20] implicitly models all defects that alter a module's specification and so provides a high degree of realization independence. This model can only be applied to very small modules, however, because it requires an exhaustive test set comprising all possible input vectors (patterns). For example, in the case of the n-bit ADDER module shown in Fig. 1(a) , 2 2n+1 tests are required to detect all cell faults. The pin fault model considers stuck-at-0/1 faults occurring at [14] .
the module boundary, and has weak correlation with the circuit's physical faults. For ADDER, just two tests, the all-0 and all-1 vectors, suffice to detect the 6n +4 possible pin faults. The SSL model lies somewhere between cell and pin faults, but is realization-dependent. To detect all SSL faults in a two-level implementation (not a practical design) of the n-input adder, 2 2n+1 tests, that is, exhaustive testing, is required. However, 2n +2 tests are sufficient to detect SSL faults in various practical adder implementations [2] .
Another interesting approach to high-level testing is based on the concept of a universal test set [1, 4] . It exploits the unateness (monotonicity) property of a module's variables, and is composed of functionallydefined minimal true and maximal false tests. A universal test set can detect both single and multiple stuck-line (MSL) faults in realizations with minimal restrictions on their structure [14] . The size of the universal test set is small for functions that are fully or partially unate, but it becomes exhaustive for binate functions. For example, the universal test set is exhaustive for the ADDER module of Fig. 1(a) because the S (sum) outputs are binate in all 2n + 1 input variables. If a circuit is decomposed into suitable submodules and universal test sets are applied to the submodules, as in the RIBTEC technique [14] , the resulting functional tests achieve a high degree of realization independence with O(n k ) tests for some small k. The modular n-input carry look-ahead adder shown in Fig. 1(b) , for instance, requires far fewer than 2 2n+1 tests-it requires 44 tests when n = 16.
Few high-level delay fault models have been proposed so far. Pomeranz and Reddy [18] introduced the gross and function-robust delay fault models. As we show later in Section 4, the gross delay model covers all path delay faults. However, it requires all adjacent vector pairs as tests, which results in huge test sets (n2 n tests for an n-input module). The function-robust delay fault model covers all robust path delay faults. Using the powerful functional fault coverage of a universal test set, Sparmann et al. [24] proposed the universal delay test set which, however, is only applicable to unate functions. Psarakis et al. [21] studied delay testing using what they call the realistic sequential cell fault model (RS-CFM). Their approach targets nonspecific "sequential" faults such as stock-open faults in special classes of circuits (hazard-free iterative logic arrays). The RS-CFM model is not suitable for path delay fault testing because it is defined for an iterative logic array in which at most a single cell (or module) is faulty.
Digital systems are susceptible to both functional and timing faults due to increasing operating speeds and decreasing process feature sizes. This paper proposes a fault model, the coupling fault (CF) model, that covers both functional and timing faults in an integrated way, and is applicable to fairly large modules without imposing significant design constraints. A CF models (static) functional faults, but is motivated by (dynamic) transition effects, and so is easily extendible to a delay fault model. The corresponding coupling test sets share some properties with universal test sets, but are not necessarily exhaustive for binate functions. They also achieve high SSL fault coverage for a wide range of implementations. A pair of adjacent coupling tests (CTs) constitutes a coupling delay test, so the combinational CF model naturally extends to the sequential CF model. We show that coupling delay tests, which happen to correspond to the single input change (SIC) tests used in [21] and elsewhere, achieve high coverage of path delay faults. We also show that the coupling delay test set (CDTS) for a function z is a subset of other high-level delay test sets for z, e.g. the gross and function-robust delay test sets.
The size of a high-level test set is usually much larger than that of a realization-dependent one to assure good fault coverage for many realizations. Often this large size limits the application of high-level test sets to a small portion of a circuit. The interface region around the intellectual property (IP) circuits in a system-ona-chip (SOC) is a good candidate for high-level delay testing because its implementation details are not known to either the SOC or the IP designers. For example, consider a high-level combinational module CUT at the interface of two IP circuits IP 1 and IP 2 in an SOC C, as shown in Fig. 2 . CUT is composed of two modules, say M 1 and M 2 , which are included in IP 1 and IP 2 , respectively. Note that none of the designers of IP 1 and IP 2 knows the gate-level implementations of CUT fully because M 1 (M 2 ) is a high-level module to the designer of IP 2 (IP 1 ). It is thus very hard to detect faults in CUT using gate-level fault models. Designfor-testability (DFT) techniques [7, 13] can be used if the delay penalty due to DFT circuits is tolerable. Otherwise, high-level testing approaches appear very attractive if the scan design at IP circuit boundaries and high-level descriptions of M 1 and M 2 are known, which constitutes a very limited disclosure in the case of IPs. Section 2 of this paper formalizes coupling faults and tests. Functional testing is examined in Section 3, while Section 4 considers delay testing. A coupling-test generation program COTEGE is presented in Section 5. Finally in Section 6, some experimental results on the fault coverage of coupling tests are presented.
Coupling Faults and Tests
Intuitively, a CF alters output values in response to changes occurring on one or more inputs of a logic function. The simplest case is a single CF which is defined in terms of a single input/output signal pair. In contrast, a general CF is defined in terms of multiple inputs and a single output signal. Mainly single CFs are considered in this paper, and "CF" means a single CF unless otherwise noted.
Consider the module M in Fig. 3 which realises m Boolean functions Z = {z 1 , z 2 , . . . , z m } with n input variables X = {x 1 , x 2 , . . . , x n }. The normal "coupling relationship" between any x i in X and any z j in Z can make z j change from b to its complement b , denoted b → b , when x i undergoes the change a → a in some input vector v applied to M; see Fig. 3(a) . Any change to this relationship is modeled by a CF denoted by x i | z j . That is, when the transition a → a occurs in input x i , the fault x i | z j in M either makes z j stable at b or b , or else produces the inverted transition b → b; see Fig. 3(b) . Each of these possible faulty behaviors is revealed by some test vector that can propagate a signal transition from x i to z j when M is fault-free. All such vectors are represented by the Boolean difference of z j with respect to x i , which is defined as follows.
Any vector v making dz j dx i = 1 can be affected by a CF of the form x i | z j , leading to the following definition.
Definition 1 (Coupling Fault). A coupling fault x i | z j from x i to z j in module M changes the value of z j for at least one input vector satisfying
Observe that this definition is realizationindependent and combinational (static); detection of a CF requires a single test vector not a vector-pair.
We refer to the set of all test vectors for a CF set F as its coupling test set (CTS). We also follow the common practice of using a Boolean function CTS F (X ) to represent test sets, where CTS F (v) = 1 if and only if v is a test for some fault in F. Each member of the CTS thus corresponds to a minterm of CTS F (X ). To detect x i | z j , we need to apply all input vectors satisfying dz j dx i = 1. Therefore the set of all CTs for x i | z j is given by
The n-input identity function I n is composed of two minterms separated by the maximum Hamming distance n. For example,
Hence the corresponding CTS is {1111, 0111, 1000, 0000}. The complete CTS for I 4 consists of the 10 vectors indicated by shading in Fig. 4 Suppose that the probability of a vector v of z being a minterm (or maxterm) is 2 −1 . Vector v has n adjacent vectors. If v is not a CT, all n adjacent vectors must produce the same output value z(v). The probability that v is not a CT is then (2 −1 ) n = 2 −n , that is, the probability that a vector of z is a CT is 1 − 2 −n Since there are 2 n possible vectors, we conclude that the average size of CTS z is 2 n · (1 − 2 −n ) = 2 n − 1. Although the average size of a CTS is large, many useful functions require small CTSs. The elementary n-input (gate) functions, i.e. AND, NAND, OR, and NOR, require n + 1 CTs which are identical to the minimal SSL fault test sets. This implies that test generation for CFs reduces to the standard ATPG problem when applied to gate-level circuits. Also, as shown in Section 6, many arithmetic functions (adders, ALUs and comparators) have CTSs of reasonable size. Table 1 shows various coupling test sets for some elementary (gate) functions, including the identity function. In the XOR case, the CTS is exhaustive; a twolevel XOR circuit (usually impractical) requires all input vectors to detect all SSL faults. However, a practical n-input XOR tree circuit requires only four tests for any n [11] . In the case of the identity function I n , the CTS size increases linearly with n and is identical to the SSL fault test set for a two-level sum-of-products (SOP) implementation of I n . Observe that the universal test set for I n is exhaustive because I n is fully binate. Using the Synopsys Design Compiler, we synthesized two different implementations of the 20-input identity function I 20 as shown in Fig. 5 ; one is optimized for low area and the other for high speed. The conventional ATPG tool ATALANTA [16] , generates 42 tests for both implementations; these tests happen to be identical to the CTs for I 20 .
General Coupling Faults and Tests
Consider the module M shown in Fig. 3 which realizes m Boolean functions
A general CF and its test set are similarly defined as follows.
Definition 3 (General Coupling Fault)
. A general coupling fault X i | z j from a set of inputs X i to an output z j in module M changes the value of z j for at least one input vector satisfying
For example, a single-input CF is a single CF. The CTS for all k-input CFs of z j contains all minterms v and maxterms v * of z j where v and v * are separated by Hamming distance k. That is, the general CTS for z j contains all minterms and maxterms separated by Hamming distances from 1 to n, which results in an exhaustive test set. Therefore, general CFs can model any physical defect that changes the function under test, like the cell fault model [20] . They provide strong realization independence but their application is restricted to small functions.
Consider a minterm-maxterm pair t = v, v * where v and v * are tests for X i | z j and they are different in every input of X i . Then t can serve to detect a delay fault that causes excessive delay in signals that propagate from X i to z j .
Definition 4 (General Coupling Delay Fault)
. A module M contains a general coupling delay fault X i -z j from X i to z j if any signal transitions on X i fail to propagate to z j within a specified time. A multiple-input CDT t propagates signal transitions through multiple input-output paths. Some single-input CDFs may be detected by t and thus some singleinput CDTs can be replaced by t. For example, consider path delay faults in the implementation of function z = ab + c appearing in Fig. 6 . A two-input CDT t = abc, a bc propagates falling signal transitions on a and c to z, and the latest signal transition on an input of OR gate will change z from 1 to 0. Therefore, t detects slow-to-fall delay faults associated with both paths adz and cz. Since two single CDTs t a = abc , a bc and t b = a bc, a bc also detect these two faults, t a and t b can be eliminated from the general CDTS of z. The relationship between singleand multiple-input CDTs is discussed further in [25] .
Properties of Coupling Tests
In this section, coupling tests are related to test sets for SSL faults and high-level functional fault models. We derive a design constraint that ensures full coverage of SSL faults in a two-level circuit by the corresponding CTS.
A sum of products (SOP) cover E of z is a set of impli-
Each implicant q i corresponds to an AND gate in a twolevel AND-OR realization of z. An implicant q i of E is relatively essential if the result of deleting q i from E covers fewer minterms of z than E. A cover is nonredundant if all implicants in the cover are relatively essential. Consider an implicant q = l 1 l 2 . . . l i . . . l k in a non-redundant cover E of z. Literal l i in q is a prime literal [12] if the product term r = l 1 l 2 . . . l i−1 l i+1 . . . l k obtained by deleting l i from q is not an implicant of z; clearly, all literals in a prime implicant are prime. An input vector v is relatively essential [12] in q if q(v) = 1 but q + (v) = 0 for some other implicant q + = q in E. A relatively essential implicant contains at least one relatively essential vector. A cover corresponding to a non-redundant SOP realization of z is composed of relatively essential prime implicants.
We now specify a design constraint to ensure that the CTS for z detects all SSL faults in any nonredundant SOP realization C of z. Let E be the cover corresponding to C. Although we only consider SOP covers explicitly, the results hold for product-of-sums (POS) covers by the duality principle.
Lemma 1. A test set T detects all SSL faults in a non-redundant SOP circuit C if T includes (1) At least one relatively essential vector v of every prime implicant q in E, and (2) At least one false vector w adjacent to a minterm of q for every literal l i in q.
Proof: Let AND gate G in C realize q and let input i of G correspond to l i . The proof is done by showing that v detects the fault i stuck-at-0 and w detects i stuckat-1. First, consider i stuck-at-0. Input v activates this fault by setting all inputs of G to 1 and propagates an error to z by setting the output of every other AND gate G * = G to 0. Now consider i stuck-at-1. Since w is adjacent to a minterm of q at l i , w sets i to 0 (fault activation) and all other inputs of G to 1. In addition, w forces the output of G * to 0 because w is a maxterm. That is, w activates i stuck-at-1 and propagates a faulty value to z. Every false vector adjacent to a minterm is a CT, that is, a CTS always satisfies condition (2) of Lemma 1. To meet condition (1), a CTS must contain at least one relatively essential vector from every prime implicant q in E, which implies that q must have at least one relatively essential vector (minterm) that is adjacent to a false vector (maxterm). This leads to the following sufficient condition for the CTS to detect all SSL faults in a two-level circuit A two-level circuit that is testable for robust path delay faults [8] satisfies the design constraint specified in Theorem 1. Although it appears to be uncommon, some functions have non-redundant covers that fail to satisfy this constraint. For example, I 4 has some non-redundant POS covers that violate the constraint although all minimal SOP and POS covers satisfy it. Another example is shown in Fig. 7 . Here the non-redundant cover E = (ab , a b, cd , c d, a c ) is not fully testable by the function's CTS. The checked vector a b c d is an essential SSL test for the two-level circuit realizing E but is not a CT. However, there is another minimal POS cover
for this function that meets the foregoing constraint. We also found a 6-input function all of whose nonredundant covers violate this constraint:
The coupling test set CTS Z for z has at least one relatively essential vector from 11 out of 12 prime implicants, which implies that most SSL faults are detected by CTS Z . In fact, CTS Z detects 91 faults out of 92 possible (collapsed) faults in all eight possible SOP realizations of z.
Most practical circuits are not SOP realizations. A test-set preserving logic transformation [3] L for a fault type F transforms a circuit N 1 to N 2 denoted L(N 1 ) = N 2 such that a test set for N 1 detects all faults of type F in N 2 . Some important logic synthesis techniques such as algebraic factorization and resubstitution are test-set-preserving for SSL faults [22] . Let C be a two-level realization of a function z that meets the design constraint given in Theorem 1. Then, the coupling test set for z also detects all SSL faults in a multiple-level circuit derived from C by test-setpreserving synthesis techniques. As will be seen in our experimental results, the coupling test sets show high SSL fault coverage for a wide range of multilevel implementations.
CFs are also related to other existing fault models. Although pin faults are weak, as observed in Section 1, pin fault tests sometimes detect hard-to-detect (random-test resistant) faults. For example, the two all-0 and all-1 pin fault tests for an n-bit adder sensitize the long internal path from C in to C out used for carry propagation. In general, we can rewrite (2) as
represents all tests that detect x i stuck-at-0 via z j and x i dz j dx i represents all tests that detect x i stuckat-1 via z j , CTS x i | z j (X ) must contain all tests for the SSL faults on x i . Hence CTS x i | z j (X ) includes all tests for pin faults.
Finally, we establish a relationship between coupling tests and the universal test set (UTS) [1, 4] for unate functions. The UTS covers all SSL faults in realizations that meet minor and practical constraints on inversion parity, such as the balanced inversion parity (BIP) constraint, and the slightly more restrictive unate-gate network constraint [14] . A BIP network is a gate-level circuit in which, whenever possible, all paths from any input variable to an output have the same inversion parity-the inversion parity of a path is N modulo 2, where N is the total number of inversions on the path.
Consider a function z whose positive and negative cofactors with respect to a variable x are respectively denoted by z | x and z
Function z is unate if all its variables are unate; otherwise, z is binate. It is shown in [14] that any logic function z can be realized such that all paths from a unate variable of z have the same inversion parity, while at least one path from a binate variable must have a different inversion parity from other paths. BIP realizations cover a broad range of implementations and tend to be minimal or near-minimal in gate count because any inversion that violates the BIP condition can be easily removed without adding gates. The authors of [14] report that all synthesized (gate-level) circuits used in their experiments meet the BIP condition with no design changes. For example, Fig. 8 The UTS for a function z is composed of all its maximal false and minimal true expanded vectors. It is shown in [4] that the UTS is minimal in the sense that no test set detects all SSL faults in a non-redundant two-level realization of a positive unate function with fewer tests than the UTS. 
* . This contradicts to the assumption that m is a minimal true vector. Therefore, m must have an adjacent false vector. Similarly, every maximal false vector is also adjacent to at least one true vector. All adjacent false and true vectors are CTs, so all maximal false and minimal true vectors are CTs.
This result implies that the CTS detects all SSL faults in BIP-type realizations of a unate function. Typically, only small portions of useful circuits are unate. In the case of binate functions, there is no obvious relation between the CTS and the UTS. While the UTS is always exhaustive for fully binate functions, the CTS can be smaller, as demonstrated by the identity function I n .
Theorem 2 also implies that a CTS may contain some unnecessary or redundant tests for BIP-type realizations. From the definition of a UTS, any true (false) expanded vector that is greater (less) than some other true (false) expanded vector is an unnecessary test for BIP circuits, regardless of the function's unateness. Let a CT v be true if v is a true vector and false if v is a false vector. The expanded form of a CT is called an expanded CT. Then for BIP circuits, a CTS can be reduced by removing all true expanded CTs greater than other true expanded CTs, and all false expanded CTs less than other false expanded CTs.
Definition 5 (Reduced Coupling Test Set)
. The reduced CTS for a function z is the set of minimal true and maximal false expanded CTs of z.
As will be seen in Section 6, reduced CTSs are used in our experiments, and they show high SSL fault coverage for a wide range of practical implementations.
Properties of Coupling Delay Tests
Path-based models are widely accepted as realistic models of delay faults in gate-level logic circuits. The conventional path delay model [23] associates faults with single paths. On the other hand, some approaches [9, 12] associate delay faults with both single and multiple paths. In this section, we relate the coupling delay fault model to the conventional path [23] and so-called primitive [12] delay fault models.
A single path p is an alternating sequence of lines and gates from a primary input to a primary output. Consider a gate G lying on p. An input i of G is called an on-path input of p if i is on p; otherwise, i is an offpath input. A multiple path P is a set of single-paths that share the same primary output [12] . A (single) path delay fault f p =↑ p (↓ p) increases circuit delay beyond some acceptable threshold when a signal transition is propagated through p, and causes a rising (falling) transition at the primary output of p. Tests for path delay faults are divided into two main categories: robust and non-robust. The application of a robust test t for f p will cause an incorrect output to be measured in the presence of f p , independent of the delays in the rest of the circuit under test; f p is then called a robust (path) delay fault. For example, t n = a b, ab is a robust test for fault ↓adgh in the circuit of Fig. 9(a) . The signal edge with an arrow represents the signal transition propagated through the path under test. As can be seen in Fig. 9(a) , there are two possible output waveforms. In either case, if fault ↓adgh is present, t n detects the fault because the sampling time will precede the edge with the arrow, and the sampling value is 1 rather than the expected value 0. On the other hand, t n is also a non-robust test for a fault ↓adfh as shown in Fig. 9(b) . If the output is sampled at time t 1 or t 3 , the fault is detected. However, if the output is sampled at time t 2 , the fault is not detected. The glitch at the output h exists under the assumption that paths acfh and adgh are fault-free. If either of these two paths is faulty, no falling edge at h can be propagated through the path under test adfh and thus t n is invalidated.
The on-and off-path signal conditions for robust and non-robust delay tests are summarized in Table 2 , which is adapted from tables in [5] and [17] . According to these conditions, a robust test causes a signal transition whose initial and final values are different at on-path inputs and thus at the path output. That is, 
two vectors in a robust test must yield different output values.
A non-robust test t is said to be validatable nonrobust (VNR) if and only if there exists a set of tests T including t such that no element in T is a robust test for the target fault f p , and the correct response to T implies that f p is not present in the circuit under test [12] . Robust and VNR tests guarantee detection of the target fault, while non-robust tests do not. Both robust and non-robust delay faults are called singly-testable (ST) faults in [9] . An ST-dependent fault is a path delay fault that does not cause excessive delay in the absence of a certain ST fault [9] . Thus, an ST-dependent fault does not need to be tested.
It is well-known that every detectable path delay fault has a single input change (SIC) test t [9, 23] in which the two input vectors of t differ only in a single input variable. Necessity: This part of the proof follows from the fact that the sum-of-minterms realization of z requires all SIC tests to detect all target faults.
Lemma 2. The set T SIC of all SIC tests is necessary and sufficient to detect all (single) path delay faults in any realization of a function z.
Note that the necessary test set for gross delay faults is the set T SIC of all SIC tests [19] . The CDTS T CDF is the set of SIC tests of which the two vectors yield different outputs, that is, T CDF ⊆ T SIC . Also the test set T FR for function-robust delay faults contains all SIC tests that yield different outputs [19] , that is, T CDF ⊆ T FR . through p and causes a rising (falling) transition on the path output. Test t R is robust, so v 1 and v 2 must always yield different outputs. Since t R is an SIC test and v 1 and v 2 yield different output values, t R is a coupling delay test. Therefore the CDTS for z detects f R It is worth noting that, in practical designs, the CDTS contains many non-robust tests. For example, Fig. 10 shows two realizations of the 3-input function z = ac + a c + bc and the coupling delay test set T D (z). In the 2-level realization of Fig. 10(a) , all 12 path delay faults are robust and are detected by T D (z). In the multi-level realization of Fig. 10(b) , there are nine robust and four non-robust (NR) path delay faults with two redundant and one ST-dependent faults. All of these faults are detected by T D (z) as shown in Fig. 10(d) . Although it is not necessary to test the ST-dependent fault ↑ci z, T D (z) has a test t 9 = 010, 011 that propagates a rising signal transition through path ci z to z, which may detect a fault in other realizations.
We now extend the result of Theorem 3 to transition faults and stuck-open faults. A (single) transition fault f =↑l (↓l) on a line l in a circuit C causes excessive delays so that a rising (falling) signal transition on l fails to propagate to any output z j . Let P l be a partial path from l to z j . A transition fault test t = v 1 , v 2 for f is composed of two input vectors v 1 and v 2 where v 2 static sensitizes P l and t initiates a proper signal transition, that is a rising (falling) signal transition, on l. To make t robust, all on-and off-path inputs of P l must meet the conditions given in Table 2 . This implies that v 1 and v 2 must yield different outputs if t is robust. Similarly to Lemma 2, we can prove that a robust transition fault has an SIC test. Because two vectors v 1 and v 2 in a robust test t = v 1 , v 2 yield different outputs, we can easily show that the CDTS of a function module M detects all robust transition faults in any realization of M.
Theorem 4. The CDTS of a function z detects all robust transition faults in any realization of z.
Consider a robust test t for a path delay fault f =↑ p. Then, t is a robust test for a transition fault associated with a line l on p. For example, robust test t 1 = 010, 110 for path delay fault ↑adgz in Fig. 10(b) is also a robust test for transition faults ↑a, ↑d, ↓g, and ↑z. The robust path delay tests (t 1 , t 2 , t 4 , t 5 , t 6 , t 7 , t 8 , t 10 , t 12 ) in Fig. 10(d) robustly detect all transition faults except ↑e in Fig. 10(b) . The transition fault ↑e is robustly detected by two CDTs t 3 and t 11 as can be seen in Fig. 11 .
A stuck-open fault f at a transistor tr of a gate G in a CMOS logic circuit can adversely affect the delay of G in that a signal transition through tr can fail to propagate to an output z j through a partial path P l in the required time. Thus a test t for f is also composed of two input vectors. To make t robust, all on-and off-path inputs of P l must meet the conditions given in Fig. 11 . Demonstration that transition fault ↑ e in Fig. 10(b) is robustly detected by two CDTs; (a) t 3 = (101, 001) and (b) t 11 = (101, 100) . Table 2 . This implies that v 1 and v 2 must yield different outputs if t is robust. As in the above discussion on the transition fault coverage of CDTSs, we can easily show that every stuck-open fault in a functional module M has an SIC test, and thus the CDTS of M detects all robust stuck-open faults in any realization of M.
Theorem 5. The CDTS of a function z detects all robust stuck-open faults in any realization of z.
Next we derive a sufficient condition for a CDTS to detect primitive delay faults in two-level circuits. A multiple-path delay fault [12] F P =↑P (↓P) represents the condition in which every single path p ∈ P has a fault ↑ p (↓ p). Multiple path P is static sensitized by a vector v if v sets all side inputs of P to noncontrolling values. F P is primitive if P is static sensitizable, and there is no sub-path of P that is similarly static sensitizable. Primitive delay faults include both robust and non-robust (single and multiple) path delay faults. If all primitive delay faults in a circuit C have either a robust or a VNR test, these tests form a necessary and sufficient test set to guarantee that C performs correctly at or below the test clock frequency [12] .
We restrict our discussion to single-output circuits here. As defined in Section 3, a literal l in an implicant q of a function z is prime if the result of deleting l from q is no longer an implicant of z. Consider a non-redundant two-level single-output circuit C realizing a cover E of z. Then, there are only two types of primitive delay faults according to [12] : f 1 =↓P, where multiple-path P starts from a primary input associated with a prime literal l i in an implicant q ∈ E, and f 2 =↑ p, where p is a single path in P, i.e., p ∈ P. Let v 2 = l 1 l 2 . . . l i . . . l n be an input vector such that q(v 2 ) = 1 and v 1 = l 1 l 2 . . . l i . . . l n be the result of replacing literal l i with l i from v 2 . It is shown in [12] that the vector-pair t m = v 2 , v 1 robustly detects f 1 when E(v 1 ) = 0. It is also shown that t s = v 1 , v 2 is a robust or a VNR test for f 2 when v 2 is a relatively essential vector of q and E(v 1 ) = 0. In other words, t m is composed of a true vector v 2 and the adjacent false vector v 1 ; thus v 1 and v 2 form a CT pair. If C meets the conditions of Theorem 1, there exists at least one relatively essential vector v 2 in an implicant q ∈ E that is adjacent to a false vector v 1 , so that v 1 , v 2 detects f 2 . Note that v 1 and v 2 are adjacent CTs.
Theorem 6. Consider a non-redundant two-level circuit C realizing a cover E of a single-output function z. The CDTS for z contains a robust or a VNR test for every primitive delay fault in C if and only if each implicant in E has a relatively essential vector adjacent to a false vector.
The synthesis techniques algebraic factorization and resubstitution preserve primitive fault testability and primitive fault test sets [12] . Using this fact, we can extend Theorem 6 to multiple-level circuits. Hence, the coupling delay test set for z also detects all primitive delay faults in a multi-level circuit derived from C by using algebraic factorization and resubstitution.
Coupling Test Generation
COTEGE (COupling TEst GEnerator) is a test generation program for coupling faults that we developed for combinational modular circuits whose functional behavior is specified hierarchically as in RIBTEC [14] . As illustrated in Fig. 12 , the combinational circuit of interest C can be a sub-circuit (e.g. an adder) of a sequential circuit partitioned by registers, and each circuit C is further partitioned into modules, e.g. a carry module of an adder. The CTS for each module is computed by COTEGE with respect to the module boundaries. Then a test set T for C is generated with respect to the inputs of C by using high-level techniques [14] based on PODEM [10] . Thus while T is dependent on the modular interconnection structure of C, it is independent of each module's internal realization. Note that some CTs for an embedded module m may not be applicable by T because the inputs of m depend on the functions of preceding modules. For example, Fig. 13 shows the modular structure of an ISCAS-85 benchmark circuit c880 used in our experiments. Circuit c880 is an 8-bit ALU, and is partitioned into various modules including carry, control, and parity-check modules.
COTEGE reads behavioral Verilog code defining a target circuit in sum-of-products form and generates a test output file which can be directly used by a conventional SSL fault simulator FSIM [16] . Fig. 14 gives a pseudocode description of COTEGE. The CTS CTS k for each type of module M k is generated by procedure CT gen() whose pseudocode is shown in Fig. 15 The procedure HL-PODEM regards module input values of t i j and faulty responses r i j at the outputs of module M k as objectives in the standard PODEM algorithm, and computes an input vector pt that applies t i j and propagates the faulty responses to a primary output. CT t i j is uncontrollable if no input vector of C applies t i j to M k . Since M k usually has multiple outputs and t i j can be a CT for the CF between another input-output pair, there can be several possible faulty responses r i j for t i j . CT t i j is unobservable if the faulty value at the target module output z j cannot be propagated to a primary output of C for at least one of all those faulty responses.
For every CT t i j that is uncontrollable and/or unobservable, HL-PODEM keeps replacing t i j with a set T C of covered CTs by t i j according to the universal test method of RIBTEC [14] until there exists no such T C . Two vectors t a and t b are said to be comparable if either t a ≥ t b or t a ≤ t b ; otherwise, they are incomparable. Let e a denote the expanded vector of t a . If t i j is a true vector, T C is the largest set e k of incomparable expanded true CTs that contains a CT e k ≤ e h for any true expanded CT e h > e i j . That is, every expanded CT e h greater than e i j has an expanded CT e k ≤ e h . Hence, it is not necessary to apply e h if all tests in T C are applied to a BIP network for stuck-at fault detection. Similarly, if t i j is a false vector, T C is the largest set e k of incomparable expanded false CTs that contains a CT e k ≥ e h for any false expanded CT e h < e i j . For example, consider the 3-input function z whose expanded truth table is shown in Table 3 . All eight input vectors are CTs and the reduced CTS for z is composed of the four shaded tests. If (expanded) test 0101 is either uncontrollable or unobservable, then T C = {0111} replaces 0101.
Computing tests via the Boolean difference is known to be hard. In Larrabee's ATPG method [15] , for example, the Boolean difference is used only for a small number of hard-to-detect faults after random tests are 20 tests, so we limit XOR modules to 6 inputs.
Experimental Results
We applied COTEGE to some representative and fairly big combinational circuits on a 400 MHz SUN Ultra5 workstation. The test circuits for the experiments include two ISCAS-85 benchmarks (c880 and c7552), three datapath circuits (a 16-bit carry lookahead adder CLA, a 16-bit ALU, and a 16-bit magnitude comparator), and two fully binate circuits (the 20-input identity function l 20 and a 12-bit address comparator). The ISCAS-85 and datapath circuits have the module struc- ture used in [14] , and are composed of modules containing as many as 17 inputs and 8 outputs. The two binate circuits are viewed as single modules. Fig. 13 shows the modular design we used for c880. Table 4 compares the size of the reduced CTS generated by COTEGE to that of the UTS generated by RIBTEC for each example circuit. As can be seen, the size differences between the CTSs and UTSs are negligible for the CLA, ALU, magnitude comparator, c880, and c7552. These circuits have highly unate modules, so their UTSs are also quite small. As expected, for the two fully binate functions the CTS is much smaller than the UTS, which is, of course, exhaustive. We also generated test sets for SSL faults using a conventional (non-hierarchical) ATPG tool ATALANTA [16] and two different gate-level implementations of each circuit; these implementations were synthesized either for low area or high speed by the Synopsys Design Compiler. As Table 4 shows, the ratio of the size of the CTS to that of the SSL test set ranges from 1 to 8. Interestingly, the CTS and SSL test sets for l 20 are identical for both implementations.
Conventional SSL fault simulation was performed on the synthesized implementations of each circuit with the above test sets. Note that we do not restrict the synthesis techniques to test-set preserving ones. Table 5 summarizes the results. For example, the coupling and universal test sets achieve 100% fault coverage for the 16-bit CLA circuit optimized for low area (listed under Area) and high speed (listed under Speed). The test set generated by ATALANTA for the low-area design achieves 100% fault coverage, but it misses 39 faults in the high-speed design, which results in 93% fault coverage. As can be seen from Table 5 , both the coupling and universal test sets detect all SSL faults in all gate-level implementations, while the realizationdependent SSL test sets for one design miss some faults in the other design. Note that the CTSs for the two binate functions detect all SSL faults in all gate-level implementations with fewer tests than the UTSs. Also, note that the high-level test sets (coupling and universal test sets) for the 16-bit magnitude comparator detect some hard-to-detect faults in the low-area design which the conventional ATPG tool (ATALANTA) aborts. In general, the SSL fault coverage of the high-level test sets is better than that of the realization-dependent test sets. Pseudorandom testing can also provide a high degree of realization independence at the cost of a very large number of tests. Fig. 16 shows the SSL fault coverage of (pseudo) random test sets for 10 different implementations of the 12-bit address comparator. The fault coverage figures of the random test sets for all implementations are almost the same, as expected. The SSL fault coverage of 390 random vectors is 20 to 30% in all cases. To achieve coverage above 90%, more than 20K random test vectors are required; to achieve 100% fault coverage, more than 61K random vectors were required. Thus we need a near-exhaustive random test set to achieve 100% SSL fault coverage for any realization of the address comparator, while 390 CT vectors provide 100% SSL fault coverage for all the realizations considered.
The coupling delay test sets for two fully binate functions (I 20 and the 12-bit address comparator) and four ISCAS-89 benchmark circuits were generated and the results are shown in Table 6 . Each circuit is regarded as a single module in this experiment. For the two binate functions, the low-area implementations used in previous experiments are used to compute the number of paths and path delay faults. The number of path delay faults is the maximum number of path delay tests. The number of coupling delay tests was found to be from one to 65 times larger than that of the path delay tests. We propose a hierarchical coupling delay test generation method and a fault model in [25] to address this test-set size problem. Nevertheless, the size of the coupling delay test sets is much less than that of the corresponding gross delay test set, that is, the set of all SIC tests. (Recall that the number of SIC tests for an n-input function is n · 2 n .) The coupling delay tests also have the advantage of detecting all robust path delay faults in any realization. 
Conclusions
A high-level fault model called the coupling fault (CF) model has been proposed to address some testing problems that cannot be efficiently handled at the gate level. The basic properties of CFs and their tests have been explored, one of which is the ability to cover both functional and delay faults in a uniform and realization-independent manner. A test generation program COTEGE has been developed for CF detection. Our experiments with COTEGE show that (reduced) coupling test sets efficiently cover standard, low-level faults in a variety of realizations using fewer tests than other high-level test sets. The corresponding coupling delay tests (CDTs) detect all robust path delay faults in any realization of a function. CDT sets tend to be larger than typical path delay test sets, but their size can be reduced by employing hierarchical methods [25] .
